Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic . IJESR [Internet]. 2025 Jan. 30 [cited 2025 Aug. 3];15(1s):594-603. Available from: https://www.ijesr.org/index.php/ijesr/article/view/694