OPTIMIZING LAYOUT DESIGN AND SIMULATION OF CMOS MULTIPLEXER ACROSS VARIOUS TECHNOLOGIES. IJESR [Internet]. 2019 Jan. 18 [cited 2025 Dec. 24];9(1):92-100. Available from: https://www.ijesr.org/index.php/ijesr/article/view/1216