“Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic ”. International Journal of Engineering and Science Research 15, no. 1s (January 30, 2025): 594–603. Accessed August 3, 2025. https://www.ijesr.org/index.php/ijesr/article/view/694.