“Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic ”. International Journal of Engineering and Science Research, vol. 15, no. 1s, Jan. 2025, pp. 594-03, https://www.ijesr.org/index.php/ijesr/article/view/694.