Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic . (2025). International Journal of Engineering and Science Research, 15(1s), 594-603. https://www.ijesr.org/index.php/ijesr/article/view/694