A 12-BIT COLUMN-PARALLEL TWO-STEP SINGLE SLOPE ADC WITH A FOREGROUND CALIBRATION FOR CMOS IMAGE SENSORS. IJESR. 2024;14(3):46-54. Accessed August 3, 2025. https://www.ijesr.org/index.php/ijesr/article/view/909