OPTIMIZING LAYOUT DESIGN AND SIMULATION OF CMOS MULTIPLEXER ACROSS VARIOUS TECHNOLOGIES. IJESR. 2019;9(1):92-100. Accessed December 24, 2025. https://www.ijesr.org/index.php/ijesr/article/view/1216