“Delay Analysis for Current Mode Threshold Logic Gate Design”. International Journal of Engineering and Science Research 15, no. 1s (January 29, 2025): 424–431. Accessed August 3, 2025. https://www.ijesr.org/index.php/ijesr/article/view/481.