“Delay Analysis for Current Mode Threshold Logic Gate Design”. International Journal of Engineering and Science Research, vol. 15, no. 1s, Jan. 2025, pp. 424-31, https://www.ijesr.org/index.php/ijesr/article/view/481.