[1]
“Design and simulation of AX14 lite protocol using verilog”, IJESR, vol. 15, no. 1s, pp. 494–505, Jan. 2025, Accessed: Aug. 03, 2025. [Online]. Available: https://www.ijesr.org/index.php/ijesr/article/view/617