“Delay Analysis for current mode threshold logic gate design”, IJESR, vol. 15, no. 1s, pp. 424–431, Jan. 2025, Accessed: Aug. 03, 2025. [Online]. Available: https://www.ijesr.org/index.php/ijesr/article/view/481