[1]
“Design And Implementation of a Hybrid LUT/Multiplexer Architectures for FPGA”, IJESR, vol. 11, no. 1, pp. 1–5, Jan. 2021, Accessed: Dec. 24, 2025. [Online]. Available: https://www.ijesr.org/index.php/ijesr/article/view/1137