“Delay Analysis for Current Mode Threshold Logic Gate Design”. 2025. International Journal of Engineering and Science Research 15 (1s): 424-31. https://www.ijesr.org/index.php/ijesr/article/view/481.