Delay Analysis for current mode threshold logic gate design. International Journal of Engineering and Science Research, [S. l.], v. 15, n. 1s, p. 424–431, 2025. Disponível em: https://www.ijesr.org/index.php/ijesr/article/view/481. Acesso em: 3 aug. 2025.