Delay Analysis for current mode threshold logic gate design. (2025). International Journal of Engineering and Science Research, 15(1s), 424-431. https://www.ijesr.org/index.php/ijesr/article/view/481