Delay Analysis for current mode threshold logic gate design. IJESR. 2025;15(1s):424-431. Accessed August 3, 2025. https://www.ijesr.org/index.php/ijesr/article/view/481