Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic . IJESR 2025, 15 (1s), 594-603.