Design and Simulation of AX14 Lite Protocol Using Verilog. IJESR 2025, 15 (1s), 494-505.