Delay Analysis for Current Mode Threshold Logic Gate Design. IJESR 2025, 15 (1s), 424-431.