Low Power Viterbi Decoder Design Based On Reversible Logic Gates. IJESR 2025, 15 (1s), 318-327.