2025. Area And Power Efficient VLSI Architecture Of Approximate Multiplier Using Majority Logic . International Journal of Engineering and Science Research. 15, 1s (Jan. 2025), 594–603.