2025. Delay Analysis for current mode threshold logic gate design. International Journal of Engineering and Science Research. 15, 1s (Jan. 2025), 424–431.